

METHOD FOR MOUNTING CHIP

Publication number: JP11026922

Publication date: 1999-01-29

Inventor: TAKANO YASUYUKI; TAKEDA MASATOSHI

Applicant: MATSUSHITA ELECTRIC IND CO LTD

Classification:

- International: H05K13/04; H05K3/34; H05K3/32; H05K13/04;
H05K3/34; H05K3/32; (IPC1-7): H05K3/34; H05K13/04

- European:




Application number: JP19970176745 19970702

Priority number(s): JP19970176745 19970702

Report a data error here

Abstract of JP11026922

PROBLEM TO BE SOLVED: To provide a method for mounting a chip with high connection reliability in which small pressure mounting and fluxless mounting can be attained. **SOLUTION:** A semiconductor chip 5 on which a gold bump 6 sucked by a tool 7 for ultrasonic pulse heat heating is formed is positioned on a substrate 3 on which an ACF1 is adhered, and pressurization is operated by adding an ultrasonic wave and pulse heat to the tool 7. Thus, the gold bump 6 and an electrode 4 are electrically connected by Ni particles 2 of conductive particles, and the gold bump 6 can be connected with the electrode 4 with a small pressure and fluxless by adding the ultrasonic wave to the tool 7.



Data supplied from the esp@cenet database - Worldwide

8/9

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平11-26922

(43) 公開日 平成11年(1999) 1月29日

(51) Int.Cl.⁸

H 0 5 K 3/34
13/04

識別記号

5 0 4

F I

H 0 5 K 3/34
13/04

5 0 4 Z

B

審査請求 未請求 請求項の数 6 O L (全 6 頁)

(21) 出願番号

特願平9-176745

(22) 出願日

平成9年(1997) 7月2日

(71) 出願人 000005821

松下電器産業株式会社

大阪府門真市大字門真1006番地

(72) 発明者 ▲高▼野 泰行

大阪府門真市大字門真1006番地 松下電器
産業株式会社内

(72) 発明者 竹田 雅俊

大阪府門真市大字門真1006番地 松下電器
産業株式会社内




(74) 代理人 弁理士 滝本 智之 (外 1 名)

(54) 【発明の名称】 チップ実装方法

(57) 【要約】


【課題】 低荷重実装、フラックスレス実装を可能とし
接合信頼性の高いチップ実装方法を提供することを目的
とする。

【解決手段】 ACF 1 を貼付した基板 3 に超音波パル
スヒート加熱用のツール 7 で吸着した金バンプ 6 の形成
された半導体チップ 5 を位置合わせし、ツール 7 に超音
波とパルスヒートをかけながら加圧する。これにより金
バンプ 6 と電極 4 は導電粒子である N i 粒子 2 で電氣的
に接続される。ツール 7 に超音波を加えることにより、
低荷重、フラックスレスで金バンプ 6 を電極 4 に接続で
きる。



1 ACF
2 N i 粒子
3 基板
4 電極

5 半導体チップ
6 金バンプ
7 ツール



【特許請求の範囲】

【請求項1】 bumpsが形成されたチップを被接続母材に接続するための実装方法であって、bumpsを母材に接続するために超音波を加えることを特徴とするチップ実装方法。

【請求項2】 前記チップと前記被接続母材との間に異方性導電性接着剤を介して加熱するとともに加圧と超音波とをそれぞれ同時に加えて接続することを特徴とする請求項1記載のチップ実装方法。

【請求項3】 前記bumpsの材質は金、アルミニウム、ハンダのグループから選択された材質を用い、前記加圧に際しては1 bump当たり5 gから6 gの範囲で加圧することを特徴とする請求項2記載のチップ実装方法。

【請求項4】 ハンダを材質とするbumpsが形成されたチップを被接続母材に接続するための実装方法であって、前記bumpと前記被接続母材とを位置合わせした状態で超音波を印加する加振ステップと、前記加振ステップの後に加熱し前記bumpと前記被接続母材とを溶融接続する加熱ステップと、前記加熱ステップの後に前記チップと前記被接続母材とを封止樹脂により結合する樹脂封止ステップとを有することを特徴とするチップ実装方法。

【請求項5】 金を材質とするbumpsが形成されたチップをハンダを材質とする被接続母材に接続するための実装方法であって、前記bumpと前記被接続母材とを位置合わせした状態で超音波を印加する加振ステップと、前記加振ステップの後に加熱し前記bumpと前記被接続母材とを溶融接続する加熱ステップと、前記加熱ステップの後に前記チップと前記被接続母材とを封止樹脂により結合する樹脂封止ステップとを有することを特徴とするチップ実装方法。

【請求項6】 金を材質とするbumpsが形成されたチップを表面に熱圧着硬化絶縁樹脂を有する被接続母材に接続するための実装方法であって、前記bumpと前記被接続母材とを位置合わせした状態で超音波を印加し前記熱圧着硬化絶縁樹脂を排除する加振ステップと、前記加振ステップの後に加熱して前記bumpと前記被接続母材とを接続するとともに排除された前記熱圧着硬化絶縁樹脂が硬化して前記チップと前記被接続母材とを結合する加熱ステップとを有することを特徴とするチップ実装方法。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】 本発明は、bump付き半導体チップを基板にフェイスダウンで接続するためのチップ実装方法に関するものである。

【0002】

【従来の技術】 bump付き半導体チップは、基板の小型化に有利なことから、各種コンピュータなどの多くの電子機器に多用されるようになってきている。bump付き半導体チップを基板に実装する方法として、従来より様々な方法が提案されている。

【0003】 第1の方法は、ACF（異方性導電剤）を用いる方法である。この方法は、半導体チップと基板の間にACFを介在させ、半導体チップを加熱加圧することにより、ACFに混入された導電粒子によりbumpを基板の電極に接続するものである。

【0004】 第2の方法は、bumpを半田により形成して半田bumpとし、リフローにより半田bumpを溶融固化させて基板の電極に接続するものである。この場合、半導体チップと基板の接合力を確保するために、好ましくは半導体チップと基板の間に封止用の樹脂が封入される。

【0005】 第3の方法は、bumpを金により形成して金bumpとし、また基板の電極上にはメッキ等により半田をフリコートする。そして上記第2の方法と同様にリフローにより半田付けし、好ましくは封止用の樹脂を封入する。

【0006】 第4の方法は、熱圧着硬化絶縁樹脂を用いる方法である。この方法は、基板に熱圧着硬化絶縁樹脂を塗布し、半導体チップの金bumpを基板の電極上に熱圧着し、熱圧着硬化絶縁樹脂を硬化させるものである。

【0007】

【発明が解決しようとする課題】 しかしながら上記第1の方法では、Ni粒子などの導電粒子をbumpに食い込ませるために大きな荷重を半導体チップに加える必要があり、このため基板に大きなストレスが加わって回路パターンの断線が発生しやすく、また半導体チップもダメージを受けやすい。

【0008】 また上記第2の方法は、リフローにより半田bumpを基板の電極に接着するため、荷重ストレスはほとんどないという利点がある。しかしながら第2の方法は半田のめくれ性を確保するためにフラックスを使用する必要があり、単にフラックス塗布やフラックス洗浄等の工程が必要となるだけでなく、フラックスを使用することによる環境上の問題が発生し、さらにはマイグレーションを引き起こしやすいなどの問題点がある。また樹脂封止を行った場合には、フラックスの残査により樹脂の封入時や硬化時に樹脂の流動性が阻害されてボイドが発生しやすくなり、ボイドが発生すると熱ストレスにより半田亀裂などの問題を誘発する。

【0009】 また上記第3の方法も半田を用いることから、第2の方法と同様の問題がある。また第4の方法は、半導体チップに大きな荷重を加えねばならないため第1の方法と同様の問題がある。以上のように、従来方法は、いずれも様々な問題点を有していた。

【0010】 そこで本発明は、上記従来の問題点を解決するもので、低荷重実装、フラックスレス実装を可能とし接合信頼性の高いチップ実装方法を提供することを目的としている。

【0011】

【課題を解決するための手段】 本発明は、bump付き半

導体チップを基板の電極に実装する際に、超音波を加える実装方法とするものである。そしてこの方法により低荷重実装、フラックスレス実装が可能となり、接合信頼性の高いチップ実装方法が得られる。

【0012】

【発明の実施の形態】請求項1から3に記載の発明は、 bumps付き半導体チップを基板の電極に実装する実装方法であって、異方性導電性接着剤を介し加熱・加圧・超音波を加えて実装する。この実装方法により、 bumpsを低荷重で基板の電極に接続させて実装することができる。

【0013】請求項4および5に記載の発明は、 bumps側または基板の電極側のいずれかにハンダが使用されている場合の実装方法であって、超音波加振してハンダ表面の酸化膜を破壊し、加熱して熔融接合して樹脂封止する。この実装方法により、フラックスレスのハンダ接続を可能とし、信頼性の高い接合状態を得ることができる。

【0014】請求項6に記載の発明は、熱圧着硬化絶縁樹脂を用いた実装方法であって、超音波加振し、加熱することにより熱圧着硬化絶縁樹脂を排除して電氣的接続を行ない熱圧着硬化絶縁樹脂の硬化によりチップと基板とを結合する。この実装方法により、 bumpsを低荷重で基板の電極に接続させて実装することができる。

【0015】（実施の形態1）図1は、本発明の実施の形態1の bumps付き半導体チップの実装工程図であって、ACFによるフリップチップ実装に超音波を印加する場合の製造工程図を示すものである。

【0016】図1において1はACF、2はNi粒子、3は基板、4は基板3上に形成された電極、5は半導体チップ、6は半導体チップ5に形成された金 bumps、7はツールである。次に実装方法を説明する。

【0017】ACF1の貼付が完了した基板3（図1（a））にツール7で吸着した金 bumps6の形成された半導体チップ5を位置合わせし（図1（b））、ツール7に超音波とパルスヒートをかけながら加圧する（図1（c））。

【0018】この方法によれば、Ni粒子2が金 bumps6に捕獲後、超音波を加えながら加圧していくため、超音波の振動によりNi粒子2は bumps6と基板3上に形成された電極4に食い込み易くなる。従って、従来はNi粒子2を金 bumps6に食い込ませるために1 bumps当たり50～60gの荷重を印加していたが、超音波によりNi粒子2が金 bumps6及び基板3上に形成された電極4に食い込みやすくなるため、5g～6g（約1/5～1/6）の低荷重で接合が可能となる。また低荷重で半導体チップ5へのストレスも低減可能である。実際の超音波の印加方法は、超音波発信器を使用しツール7に超音波を印加し、超音波の方向はACF1中のNi粒子2を金 bumps6及び基板3上に形成された電極4に食い

込ませるために各方向（X、Y、Z方向）併用しながら行う。

【0019】またこの方法はNi粒子を用いたACFのみならず、樹脂ボールに金メッキ、絶縁膜を施した導電粒子を用いたACFに対しても非常に有効である。通常、このタイプのACFは実装時に高荷重をかけ絶縁膜を破り押さえつけて電氣的導通をとるが、ボンディング時に超音波を併用することにより、超音波が絶縁膜を破るため低荷重化を図ることができる。

【0020】以上のことよりACFを用いた実装において超音波併用実装は非常に信頼性向上に有効な実装手段である。なお、超音波の印加方法はツールのみでなく、基板ステージから印加してもよく、また加熱においてもツール加熱ではなく、基板ステージからの加熱でもよい。さらに本実施の形態1ではパルスヒートツールを使用した。常時加熱のコンスタント加熱でもよい。さらに本実施の形態1では bumps材質を金としているが bumps材質に関しては金に限らず、半田、アルミ等他の金属にも適用される。

【0021】（実施の形態2）図2は、本発明の実施の形態2の bumps付き半導体チップの実装工程図であって、半田 bumpsを用いた実装方法を示すものである。図中、8は半導体チップ5に形成された半田 bumps、9は空気に触れることによりその表面に生じた酸化膜である。従来例で説明したように、半田 bumps8による実装では、実装荷重に関しては、基本的に基板3に低荷重（数g/bumps）で実装するため、基板3への荷重ストレスと言う点では特に大きな問題はないが、基板3上に形成された電極4への半田の濡れの向上、酸化膜9除去のために、従来はフラックスを使用していたものである。

【0022】本方法では、実装時にツール7に超音波とパルスヒートをかけ実装する。具体的には、半田 bumps8の形成された半導体チップ5をまず基板3の電極4と位置合わせを行い実装する（図2（a））。次にツール7に半導体チップ5を吸着した状態で超音波をかける（図2（b））。その結果、半田 bumps8と基板3上に形成された電極4とが超音波により擦れあい、酸化膜9が除去される。酸化膜9が除去された状態でツール7をパルスヒートにて加熱することにより半田 bumps8が溶融し、酸化膜9の無い部分において基板パターンに半田8が濡れ、良好な接合が得られる（図2（c））。その後、半導体チップ5と基板3の間に封止樹脂11を封入し、接合が完了する（図2（d））。

【0023】以上のことから半田接合においてフラックスレスが可能となり、洗浄工程が不要になる。さらにフラックス残渣による封止樹脂11の封入工程時の問題であったチップ基板間への封止樹脂11の流れにくさによるボイドの発生の防止を図ることが可能で、信頼性が低下するといった問題が解消され、非常に信頼性の高い接

合状態を得ることが可能となる。なお、この実施の形態2では封止工程を半田バンプ8と基板3との接合が完了した後行っていたが、封止樹脂11を実装時に同時にハルスヒートで硬化させる実装方式でもよい。

【0024】（実施の形態3）図3は、本発明の実施の形態3のバンプ付き半導体チップの実装工程図であって、金バンプの形成された半導体チップを半田がブリコートされた基板に実装する方法を示している。図3において、10は基板3の電極4上にメッキ法などによる半田である。この方法においても半田を使用するという特質上、従来は半田の基板上に形成された電極への濡れの向上、酸化膜の除去のためにフラックスを使用し実装していたものである。

【0025】本方法では実装時にツール7に超音波とハルスヒートかけ実装する。具体的には、金バンプ6の形成された半導体チップ5をまず基板3の半田ブリコートされた電極4と位置合わせを行い実装する（図3（a））。次にツール7に半導体チップ5を吸着した状態で超音波をかける（図3（b））。その結果、金バンプ6と基板3上に形成された電極4に半田10とが超音波により擦れあい、半田10表面の酸化膜11が除去される（図3（c））。酸化膜9が除去された状態でツール7をハルスヒートにて加熱することにより基板3上に形成された電極4に半田10が溶融し、酸化膜9の無い部分において金バンプ6表面に半田10が濡れ、良好な接合が得られる。その後、封止樹脂11で封止工程を行い接合が完了する（図3（d））。

【0026】以上のことから実施の形態2と同様な作用効果と同等の硬化が得られる。なお、この実施の形態3では封止工程をバンプと基板との接合が完了した後行っているが（図3（d））、樹脂をボンディング時に同時にハルスヒートで硬化させる実装方式でもよい。

【0027】（実施の形態4）図4は、本発明の実施の形態4のバンプ付き半導体チップの実装工程図であって、金バンプの形成されたチップを熱圧着硬化絶縁樹脂を用い基板に実装する方法を示している。具体的にはツール7に吸着された金バンプ6の形成された半導体チップ5を熱圧着硬化絶縁樹脂12が塗布された基板3上の電極4に位置合わせし実装する（図4（a））。次にツール7に半導体チップ5を吸着した状態で超音波とハル

スヒートをかける（図4（b））。その結果、超音波により半導体チップ5形成された金バンプ6と基板3上に形成された電極4間の熱圧着硬化絶縁樹脂12が周りに排除され、金バンプ6表面と基板3上に形成された電極4の表面とが良好な接触が得られる。またハルスヒートによる加熱で熱圧着硬化絶縁樹脂12が硬化し半導体チップ5と基板3とが固定される（図4（c））。従って従来はバンプ基板の樹脂を排除するために高い荷重（約50g）をかけ実装していたが、超音波の併用により、低荷重（数g／バンプ）での実装が可能であり、基板へのストレスも低減されかつチップへのストレスも低減される。

【0028】

【発明の効果】以上のように本発明によれば、バンプ付き半導体チップを基板に実装する際に超音波を加えることにより、低荷重実装、フラックスレス実装が可能となり、接合信頼性の高い半導体チップの実装方法を実現できる。

【図面の簡単な説明】

【図1】本発明の実施の形態1のバンプ付き半導体チップの実装工程図

【図2】本発明の実施の形態2のバンプ付き半導体チップの実装工程図


【図3】本発明の実施の形態3のバンプ付き半導体チップの実装工程図

【図4】本発明の実施の形態4のバンプ付き半導体チップの実装工程図

【符号の説明】

- 1 ACF
- 2 Ni粒子
- 3 基板
- 4 電極
- 5 半導体チップ
- 6 金バンプ
- 7 ツール
- 8 半田バンプ
- 10 半田
- 11 封止樹脂
- 12 熱圧着硬化絶縁樹脂


【図1】



1 ACF
2 Ni粒子
3 基板
4 電極


5 半導体チップ
6 金パンプ
7 ツール

【図2】




8 半田パンプ
11 封止樹脂

【図3】



10 半田

【図4】



12 熱圧着硬化絶縁樹脂

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 821 408 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
28.01.1998 Bulletin 1998/05

(51) Int Cl.⁶: H01L 21/60

(21) Application number: 97305608.8

(22) Date of filing: 25.07.1997

(84) Designated Contracting States:
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE
Designated Extension States:
AL LT LV RO SI

(72) Inventor: Yamamoto, Seiichi
Kashihara-shi, Nara (JP)

(74) Representative: Brown, Kenneth Richard et al
R.G.C. Jenkins & Co.
26 Caxton Street
London SW1H 0RJ (GB)

(30) Priority: 25.07.1996 JP 196479/96


(71) Applicant: SHARP KABUSHIKI KAISHA
Osaka-shi, Osaka-fu 545 (JP)

(54) **A structure of mounting a semiconductor element onto a substrate and a mounting method thereof**

(57) A semiconductor element/substrate mounting structure is formed by a first step of covering a resin film over the substrate together with a conductive portion; a second step of pressing and heating so that bumps pen-

etrate through the resin film to come into contact with the conductive portion; and a third step of pressing and heating so that the bumps and the conductive portion become alloyed between the semiconductor element and the substrate.

FIG. 4A



EP 0 821 408 A2




FIG. 4B




FIG. 4C





FIG. 4D



Description

BACKGROUND OF THE INVENTION

(1) Field of the Invention

The present invention relates to a structure of mounting a semiconductor element onto a substrate and a mounting method thereof, and in particular relates to a structure of mounting a semiconductor element onto a substrate and a mounting method thereof wherein a semiconductor element (chip) having bumps is mounted to a conductive portion of a flexible substrate or the like.

(2) Description of the Prior Art

Referring to Figs.1A-1D, the prior art will be described. Figs.1A through 1D show procedural diagrams showing a mounting method of a semiconductor element of a conventional example.

Consider a case as shown in Fig.1A where a semiconductor chip 103 having bumps 102 consisting of gold is mounted to a flexible substrate 101 having a conductor pattern 100 as the conductive portion. Here, the surface of conductor pattern 100 is plated with tin. As to the number of the bumps, which corresponds to the number of terminals if the semiconductor chip is used as an IC, the chip has tens to hundreds of bumps, in general.

First, as shown in Fig.1B, the substrate and the chip are placed so that bumps 102 contact conductor pattern 100, and then they are heated and pressed to each other. This process is performed at a temperature of 280°C to 600°C, and each bump is about 100 μm square and is pressed with a load of 10 to 60 gf. As a result, bumps 102 and the tin plated on the surface of the conductor pattern, form an alloy layer 104 consisting of gold and tin, whereby semiconductor chip 103 is fixed and electrically connected to flexible substrate 101.

Next, as shown in Fig.1C, fluid resin 105 is applied between semiconductor chip 103 and flexible substrate 101 and also fills up the chip side, finally producing a mounted structure of the semiconductor chip as shown in Fig.1D.

Fig.2 is a sectional view showing a mounting structure of a semiconductor element in accordance with another conventional example. Components having the same functions are allotted with the same reference numerals as those in Figs.1A-1D. In this example, an anisotropic conductive film 107 with conductive particles 106 dispersed therein is applied onto the surface of a flexible substrate 101 with a conductor pattern 100 formed thereon. A semiconductor chip 103 having bumps 102 is pressed over this anisotropic conductive film 107 while being heated. Bumps 102 and conductor pattern 100 on flexible substrate 101 are electrically connected by conductive particles 106 within anisotropic conductive film 107. Semiconductor chip 103 and flex-

ible substrate 101 are bonded by anisotropic conductive film 107 cured by heat.

The applied pressure in this case is similar to that in the case of Figs.1A-1D while the temperature causing formation of an alloy layer as in Figs.1A-1D is not needed but it is only necessary to cure anisotropic conductive film 107; this means that the temperature is set at about 200°C.

In the conventional example shown in Figs.1A-1D, electrical tests, etc., are implemented for the finished product as shown in Fig.1D. That is, the product is examined after alloy layer 104 has been formed between bumps 102 and conductor pattern 100 of flexible substrate 101, and resin 105 as filler has been applied. In this case, however, semiconductor chip 103 has already been fixed firmly to flexible substrate 101 by alloy layer 104.

Accordingly, if, from the electrical tests etc., semiconductor chip 103 turns out to be defective after the completion of the product, it is necessary to peel off conductor pattern 100 of flexible substrate 101 in order to remove the defective semiconductor chip 103. This means that flexible substrate 101 can not be reused, resulting in waste.

Further, in the heating step shown in Fig.1B where alloy layer 104 is formed, tin on the surface of conductor pattern 100 of flexible substrate 101 tends to gather toward bumps 102. As a result, there are cases where alloy layer 104 largely spreads further out from the joint area between a bump 102 of semiconductor chip 103 and conductor pattern 100. The thus formed alloy layer 104 directly comes in contact with other neighboring bumps or other conductor patterns, causing edge leakage.

Further, since this substrate is a flexible one, if substrate 101 becomes bent at a portion A encircled in Fig. 3, the overrun alloy layer 104 is liable to contact the end face of semiconductor chip 103.

In the mounting structure and mounting method shown in Fig.2, anisotropic conductive film 107 was used. However, conductive particles 106 can not always be dispersed uniformly within the film, conductive particles 106 may exist in relatively large densities at some places. These sites with a high particle density could cause damage to a circuit to be a joint area to semiconductor chip 103.

Further, conductive particles 106 should ideally function as electrical communication between bumps 102 and flexible substrate 101, but nonuniformity of conductive particles 106 heightens the connection resistance, or causes unreliable connection, in the worst case, causing disconnection.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a mounting structure of a semiconductor element and a production method thereof wherein if a sem-

iconductor chip turns out to be defective after the completion of the product, it is possible to replace the defective chip so as to reuse the substrate and it is further possible to establish a reliable conduction without causing any edge leak problem, which occurred conventionally.

The present invention has been achieved to attain the above object, and the gist of the invention is as follows:

In accordance with the first aspect of the invention, a semiconductor element/substrate mounting structure of mounting a semiconductor element having bumps onto a conductor portion of a substrate via the bumps is characterized in that the bumps are alloyed so as to be integrated to the conductive portion on the substrate, the alloyed portion is formed penetrating through a resin film which is disposed so as to cover the substrate containing conductive portion.

In accordance with the second aspect of the invention, a semiconductor element/substrate mounting structure having the above first feature is characterized in that the substrate is of a flexible type.

In accordance with the third aspect of the invention, a semiconductor element/substrate mounting structure having the above first feature is characterized in that the resin film has characteristics which causes cross-linking at a temperature range within which the bumps and the conductive portion on the substrate become alloyed.

In accordance with the fourth aspect of the invention, a mounting method of a semiconductor element for mounting a semiconductor element having bumps so that the bumps are connected to a conductor portion of a substrate, includes:

a first step of covering a resin film over the substrate together with the conductive portion;

a second step of pressing and heating so that the bumps penetrate through the resin film to come into contact with the conductive portion; and

a third step of pressing and heating so that the bumps and the conductive portion become alloyed between the semiconductor element and the substrate.

In accordance with the fifth aspect of the invention, a mounting method of a semiconductor element having the above fourth feature is characterized in that the substrate is of a flexible type.

In accordance with the sixth aspect of the invention, a mounting method of a semiconductor element having the above fourth feature is characterized in that the resin film has such a characteristic that no cross-linking reaction occurs during the second step and a cross-linking reaction occurs to cure the resin film during the third step.

According to the configuration described above, electrical tests are adapted to have been already carried out before the bumps of the semiconductor element and

the conductive portion of the substrate are alloyed. Therefore, when a semiconductor chip is judged as defective from the tests, only the defective semiconductor chip can be replaced easily so that the substrate itself can be reused. Therefore, it is possible to reduce waste as compared to the conventional configuration, thus providing a cost benefit.

Further, since each bump is surrounded by the resin film when an alloy layer is formed by pressing and heating, no phenomenon occurs in which tin plating on the surface of the conductor pattern gathers toward the bumps thereby forming an alloy layer spreading out from the end face of the semiconductor chip, as mentioned as a problem in the prior art. As a result, it is possible to solve the problem of edge leakage which occurred in the conventional configuration.

The above effects are more effective especially for a flexible substrate having flexibility.

BRIEF DESCRIPTION OF THE DRAWINGS

Figs.1A-1D are diagrams showing procedural steps of mounting a semiconductor element onto a substrate in accordance with a conventional example; Fig.2 is a sectional view showing a method of mounting a semiconductor element onto a substrate in accordance with another conventional example;

Fig.3 is a sectional view for illustrating the problems of the conventional example shown in Figs.1A-1D; and

Figs.4A-4D are diagrams showing procedural steps of mounting a semiconductor element onto a substrate in accordance with an embodiment of the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

One embodiment of the present invention will hereinafter be described with reference to Figs.4A-4D. Fig. 4A through 4D are diagram showing procedural steps for illustrating a mounting method of a semiconductor element in accordance with this embodiment. Components having the same functions are allotted with the same reference numerals as those in the conventional example shown in Figs.1A-1D.

In this embodiment, as shown in Fig.4A, a semiconductor chip 103 having bumps 102 consisting of gold is mounted onto a flexible substrate 101 with a conductor pattern 100 formed thereon. The insulating material in this flexible substrate 101 is made from polyimide or polyester and conductor pattern 100 is composed of copper. The surface of the copper is plated with tin.

Here, the tin plating of conductor pattern 100 is 0.1-5 μm in thickness, and the height of bump 102 is 5-50 μm .

First, as shown in Fig.4B, a resin film 1 is applied

onto the surface of conductive pattern 100 and flexible substrate 101. The material of resin film 1 may use epoxy resin, polyester resin, fluororesin, or any combinations of these. More illustratively, for example, anisotropic conductive film 107 used in the conventional example in Fig.2 with conductive particles 106 removed therefrom can be used. The thickness should be at least 10 μm and set greater than the height of bump 102.

Next, as shown in Fig.4C, bumps 102 of semiconductor chip 103 are pressed, while being heated, against conductor pattern 100 on flexible substrate 101 with the resin film 1 in between. This heating temperature is set at a range within which resin film 1 becomes softened but not cured. Here, the heating temperature was set at about 100°C.

Since the surface of bumps 102 as well as the tin-plated surface of conductor pattern 100 has been roughened because of crystal growth during plating, bumps 102 and conductor pattern 100 are brought into contact with each other penetrating resin film 1 during the above pressing and heating process.

When conductor chip 103 and flexible substrate 101 are electrically connected, necessary electrical tests etc. are implemented. At this stage, the final product assembly has not yet been finished, and the tests are implemented with the electrical connections temporarily completed. In this case, once bumps 102 are made into contact with conductor pattern 100, the connected state continues even through semiconductor chip 103 is not pressed against flexible substrate 101. Still, it is preferable to provide a slight pressure in order to ensure the electrical connection. From the result of these tests, if semiconductor chip 103 turns out to be defective, the semiconductor 103 is removed from the flexible substrate 101.

In the conventional configuration, since it is unavoidable that a defective chip be removed after the formation of alloy layer 104 between bumps 102 and conductor pattern 100, conductor pattern 100 is peeled off altogether when the defective chip is forcibly removed, making it impossible to reuse the substrate. In contrast, in accordance with this embodiment, bumps 102 are only put in contact with, but not connected to, conductor pattern 100, it is possible to easily remove only the defective chip without causing high stress in conductor pattern 100 of the flexible substrate.

As a result of the electrical tests, if no problems are found, semiconductor chip 103 and flexible substrate 101 are pressed together whilst being heated so that bumps 102 and conductor pattern 100 form an alloy layer 104, thus completing a reliable chip-substrate connection, as shown in Fig.4D. Here, the conditions of heating and pressing are the same as in the case of Figs.1A-1D. Specifically, this process is performed at a temperature of 280°C to 600°C, and each bump is about 100 μm square and is pressed with a load of 10 to 60 gf.

When the above alloy layer 104 is formed, resin film 1 also becomes cured. In this way, it is necessary to

achieve curing or hardening due to cross-linking in resin film 1 at a high temperature range within which the alloy layer can be formed. Accordingly, a resin film having characteristics of becoming cured at high temperatures is used in this embodiment.

As has been described heretofore, in this embodiment, since the electrical tests are implemented before the previous step shown in Fig.4C, i.e., before forming an alloy layer 104 from bumps 102 of semiconductor chip 103 and conductor pattern 100 of flexible substrate 101, a defective semiconductor chip 103, if found, can be replaced easily so that flexible substrate 101 can be reused. This can reduce waste as compared to the conventional configuration, providing a cost benefit.

Further, because resin film 1 is punched by bumps 102 in the step shown in Fig.4C, bumps 102 have been already covered with resin film 1 in the pressing and heating process for forming an alloy layer shown in Fig. 4D. Therefore, no phenomenon occurs in which tin plating on the surface of conductor pattern 100 gathers toward bumps 102 thereby forming an alloy layer spreading out from the end face of semiconductor chip 103, as mentioned as a problem in the prior art. As a result, it is possible to solve the problem of edge leakage which occurred in the conventional configuration.

When a flexible substrate which having flexibility is used as the substrate as in this embodiment, the substrate may be flexed during production or depending upon the use thereof as shown in Fig.3. This caused edge leakage in the conventional configuration. However, according to this embodiment, this problem can be solved, so that this configuration is suitable, especially, for a flexible substrate etc., which has flexibility.

In this embodiment, in place of using an anisotropic conductive film as described in Fig.2, the electrical connection between semiconductor chip 103 and flexible substrate 101 is made by alloy layer 104, so that it is possible to create reliable electrical connection.

Although gold was used as the material for bumps 102 and tin was used for plating the surface of conductor pattern 100 in the above embodiment, it is also possible to use solder as the material for bumps 102 and gold for plating conductor pattern 100 in a variational embodiment. In this case, the height of bumps 102 is set at 5-100 μm , and the thickness of the gold plating on conductive pattern 100 is preferably 0.05 μm or more. As to the temperature at a step corresponding to Fig.4D, 200-350°C is suitable. The pressure is set at the same as in the above embodiment.

Although flexible substrate 101 consisting of insulating material having conductor pattern 100 formed directly thereon is used as the substrate in the above embodiment, a configuration in which an adhesive layer is provided between the substrate and the pattern can be used. The material for the substrate is not limited as to its flexibility, hard substrates made up of organic materials, or ceramic substrates may be used. Materials which can be used as hard substrates include epoxy,

glass epoxy, polytetrafluoroethylene, phenol resins. Materials which can be used as ceramic substrates include alumina, zirconia, silicon nitride and silicon carbide ceramics.

As described heretofore according to the invention, when a semiconductor chip is judged as defective from the electrical tests etc., only the defective semiconductor chip can be replaced easily so that the substrate itself onto which a semiconductor chip is to be mounted can be reused. Therefore, it is possible to reduce waste as compared to the conventional configuration, thus providing a cost benefit.

Further, the alloy layer formed by the bumps of the semiconductor chip and the conductor pattern of the substrate will not spread out from the end face of the semiconductor chip so that it is possible to eliminate the conventional problem of edge leak where the alloy layer contacts other areas of the pattern etc., or the end of the semiconductor chip itself.

This invention does not use an anisotropic conductive film, but uses an alloy layer to form electrical connection between the semiconductor chip and the substrate, so that it is possible to create reliable electrical connection.

Claims

1. A semiconductor element/substrate mounting structure of mounting a semiconductor element having bumps onto a conductor portion of a substrate via the bumps, characterized in that the bumps are alloyed so as to be integrated to the conductive portion on the substrate, the alloyed portion is formed penetrating through a resin film which is disposed so as to cover the substrate containing conductive portion.

2. A semiconductor element/substrate mounting structure according to Claim 1, wherein the substrate is of a flexible type.

3. A semiconductor element/substrate mounting structure according to Claim 1, wherein the resin film has characteristics which causes cross-linking at a temperature range within which the bumps and the conductive portion on the substrate become alloyed.

4. A mounting method of a semiconductor element for mounting a semiconductor element having bumps so that the bumps are connected to a conductor portion of a substrate, comprising:

a first step of covering a resin film over the substrate together with the conductive portion;
a second step of pressing and heating so that the bumps penetrate through the resin film to

come into contact with the conductive portion; and

a third step of pressing and heating so that the bumps and the conductive portion become alloyed between the semiconductor element and the substrate.

5. A mounting method of a semiconductor element according to Claim 4, wherein the substrate is of a flexible type.

6. A mounting method of a semiconductor element according to Claim 4, wherein the resin film has such a characteristic that no cross-linking reaction occurs during the second step and a cross-linking reaction occurs to cure the resin film during the third step.

7. A mounting method according to any of Claims 4 to 6, including electrically testing the semiconductor element between the second and third steps.

8. A mounting method according to Claim 7, wherein said electrical testing is carried out via the contact between at least one of said bumps and the conductor portion.

9. A mounting method according to any of Claims 4 to 8, wherein the temperature to which the resin film is heated is higher in said third step than in said second step.

10. A method of mounting a semiconductor element having electrically conductive contact bumps onto a substrate so as to electrically connect said bumps by alloying to a conductor portion of the substrate, characterised in that before performing a step of alloying the bumps to the conductor portion, said bumps are preliminarily brought into non-alloyed electrical contact with said conductor portion and electrical testing of the semiconductor element is carried out while maintaining said non-alloyed electrical contact.

11. A method of mounting a semiconductor element having electrically conductive contact bumps onto a substrate so as to electrically connect said bumps by alloying to a conductor portion of the substrate, characterised in that the method includes applying a resin film onto a part of the substrate including said conductor portion, and pressing the semiconductor element onto the substrate and heating so that the bumps penetrate through the resin film so as to reach and alloy with the conductor portion.

12. A method according to Claim 11, wherein said bumps are first brought into non-alloyed contact

with the conductor portion, and an alloying step is then carried out.

13. A method according to Claim 12, wherein the resin film is softened during the pressing step so as to facilitate the penetration, and is cured during said alloying step.

10

15

20

25

30

35

40

45

50

55

FIG.1A
PRIOR ART




FIG.1B
PRIOR ART




FIG.1C
PRIOR ART




FIG.1D
PRIOR ART




FIG.2
PRIOR ART




FIG.3
PRIOR ART




FIG. 4A




FIG. 4B




FIG. 4C





FIG. 4D



(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 821 408 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
01.12.1999 Bulletin 1999/48

(51) Int Cl.⁶: H01L 21/60, H01L 21/56

(43) Date of publication A2:
28.01.1998 Bulletin 1998/05

(21) Application number: 97305608.8

(22) Date of filing: 25.07.1997

(84) Designated Contracting States:
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE
Designated Extension States:
AL LT LV RO SI

(72) Inventor: Yamamoto, Seiichi
Kashihara-shi, Nara (JP)

(74) Representative: Brown, Kenneth Richard et al
R.G.C. Jenkins & Co.
26 Caxton Street
London SW1H 0RJ (GB)

(30) Priority: 25.07.1996 JP 19647996


(71) Applicant: SHARP KABUSHIKI KAISHA
Osaka-shi, Osaka-fu 545-0013 (JP)

(54) **A structure of mounting a semiconductor element onto a substrate and a mounting method thereof**

(57) A semiconductor element/substrate mounting structure is formed by a first step of covering a resin film (1) over the substrate (101) together with a conductive portion (100); a second step of pressing and heating so

that bumps (102) penetrate through the resin film to come into contact with the conductive portion; and a third step of pressing and heating so that the bumps and the conductive portion become alloyed between the semiconductor element (103) and the substrate.

FIG. 4A



EP 0 821 408 A3

FIG. 4B




FIG. 4C





FIG. 4D





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 30 5608

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	ASCHENBRENNER R ET AL: "FLIP CHIP ATTACHMENT USING NON-CONDUCTIVE ADHESIVES AND GOLD BALL BUMPS" INTERNATIONAL JOURNAL OF MICROCIRCUITS AND ELECTRONIC PACKAGING, vol. 18, no. 2, 1 July 1995 (1995-07-01), pages 154-161, XP000522303 ISSN: 1063-1674	1-5,11	H01L21/60 H01L21/56
A	* figure 4; table 2 *	7-10,12,13	
X	PATENT ABSTRACTS OF JAPAN vol. 007, no. 166 (E-188), 21 July 1983 (1983-07-21) & JP 58 073126 A (SEIKOO KEIYOU KOGYO KK), 2 May 1983 (1983-05-02)	1,4,11,12	
A	* abstract *	2,3,5-10,13	
X	EP 0 389 756 A (MATSUSHITA ELECTRIC IND CO LTD) 3 October 1990 (1990-10-03)	1	
A	* the whole document *	2-13	TECHNICAL FIELDS SEARCHED (Int.Cl.6)
P,A	WO 97 17727 A (FORD MOTOR COMPANY) 15 May 1997 (1997-05-15) * page 8, line 3 - page 9, line 17; figures 1,2 *	1-13	H01L
P,A	PATENT ABSTRACTS OF JAPAN vol. 1997, no. 4, 29 August 1997 (1997-08-29) & JP 09 097816 A (NEC CORP), 8 April 1997 (1997-04-08) * abstract *	1-13	
A	US 5 363 277 A (TANAKA OSAMU) 8 November 1994 (1994-11-08) * the whole document *	1-13	
-/--			
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 1 October 1999	Examiner Kirkwood, J
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1500 (03/92) (P/C/G)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 30 5608

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
A	EP 0 388 011 A (TOKYO SHIBAURA ELECTRIC CO) 19 September 1990 (1990-09-19) * the whole document *	1-13	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 1 October 1999	Examiner Kirkwood, J
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03/82 (Pd/C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 97 30 5608

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

01-10-1999

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
JP 58073126	A	02-05-1983	NONE	
EP 0389756	A	03-10-1990	DE 69009259 D	07-07-1994
			DE 69009259 T	13-10-1994
			JP 2064494 C	24-06-1996
			JP 3136260 A	11-06-1991
			JP 7048505 B	24-05-1995
			US 5037780 A	06-08-1991
WO 9717727	A	15-05-1997	US 5783867 A	21-07-1998
			EP 0860023 A	26-08-1998
JP 09097816	A	08-04-1997	JP 2770821 B	02-07-1998
			US 5874780 A	23-02-1999
US 5363277	A	08-11-1994	JP 5175280 A	13-07-1993
			DE 4243345 A	24-06-1993
EP 0388011	A	19-09-1990	DE 69022087 D	12-10-1995
			DE 69022087 T	21-03-1996
			JP 2755696 B	20-05-1998
			JP 3108734 A	08-05-1991
			US 5071787 A	10-12-1991

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82